



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>6</sup> : <b>H01L 21/285, 23/532</b></p>	<p><b>A1</b></p>	<p>(11) International Publication Number: <b>WO 00/01006</b></p> <p>(43) International Publication Date: <b>6 January 2000 (06.01.00)</b></p>
<p>(21) International Application Number: <b>PCT/US99/14409</b></p> <p>(22) International Filing Date: <b>25 June 1999 (25.06.99)</b></p> <p>(30) Priority Data: <b>09/105,585</b>      <b>26 June 1998 (26.06.98)</b>      <b>US</b></p> <p>(71) Applicant: <b>THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 8th floor, 1111 Franklin Street, Oakland, CA 94607-5200 (US).</b></p> <p>(72) Inventors: <b>WEIHS, Timothy, P.; 3422 University Place, Baltimore, MD 21218 (US). BARBEE, Troy, W., Jr.; 4061 Sutherland Drive, Palo Alto, CA 94303 (US).</b></p> <p>(74) Agent: <b>GRZYBICKI, Daryl, S.; P.O. Box 808, L-703, Livermore, CA 94551 (US).</b></p>		<p>(81) Designated States: <b>AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</b></p> <p><b>Published</b> <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>
<p>(54) Title: <b>LOW RESISTANCE BARRIER LAYER FOR ISOLATING, ADHERING, AND PASSIVATING COPPER METAL IN SEMICONDUCTOR FABRICATION</b></p>		
<p>(57) Abstract</p> <p>Cubic or metastable cubic refractory metal carbides act as barrier layers to isolate, adhere, and passivate copper in semiconductor fabrication. One or more barrier layers of the metal carbide are deposited in conjunction with copper metallizations to form a multilayer characterized by a cubic crystal structure with a strong (100) texture. Suitable barrier layer materials include refractory transition metal carbides such as vanadium carbide (VC), niobium carbide (NbC), tantalum carbide (TaC), chromium carbide (Cr<sub>3</sub>C<sub>2</sub>), tungsten carbide (WC), and molybdenum carbide (MoC).</p>		

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

LOW RESISTANCE BARRIER LAYER FOR ISOLATING, ADHERING,  
AND PASSIVATING COPPER METAL IN SEMICONDUCTOR  
FABRICATION

The United States Government has rights in this invention pursuant to Contract No. W-7405-ENG-48 between the United States Department of Energy and the University of California for the operation of Lawrence Livermore National Laboratory.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to semiconductor device fabrication and more particularly, to low resistance barrier layers for reliably isolating, adhering, and passivating copper metal and achieving the optimum cubic crystalline texture in the copper metal.

Description of Related Art

Advances in materials technology are playing an important role in improving semiconductor device performance and the reduction of power consumption in solid state electronic components and systems. Conventional semiconductor technologies, e.g., 0.50  $\mu\text{m}$  CMOS, typically use multilevel aluminum alloy metallizations and chemical-vapor-deposited (CVD) tungsten plugs. The tungsten plug process is being replaced by the use of aluminum plugs in the device interconnect contacts and via holes.

Aluminum plugs reduce process complexity, increase manufacturing yield, and decrease interconnect resistance. Although the overall interconnect resistance is being reduced, the power losses in on-chip interconnect structures remains significant in integrated circuits, particularly as device density increases. To reduce such power losses further, the metallization structures need to be made with materials that have resistivities lower than aluminum and other related new materials technologies such as low-k interlevel dielectrics.

- 2 -

Because of its lower bulk and skin resistance, an effective replacement for aluminum is copper that is isolated from the electrically active devices by a reliable barrier material. Methods to deposit copper metallizations include electroless deposition, metal organic chemical vapor deposition (MOCVD), electroplating, and collimated physical vapor deposition (c-PVD). Regardless of the way copper is deposited, the metal must be isolated or encapsulated so that it will not diffuse into the surrounding areas of the device and thus degrade performance.

Copper appears to be the best of the available choices from the list of known low resistivity metals, e.g., silver, aluminum, gold, copper, and tungsten. Copper offers many advantages: low resistivity, ease of deposition, high thermal conductivity, a lower temperature coefficient of resistance than aluminum and tungsten, a lower coefficient of thermal expansion than aluminum, the highest melting point except for tungsten, and the lowest adiabatic temperature rise due to Joule heating. Copper is also expected to offer lower electromigration (by several orders of magnitude) in poly or single crystalline materials. The copper texture also enhances performance, yielding lower stresses and other beneficial properties.

The shrinking feature sizes of ULSI circuits places severe requirements on interconnect metallization technologies, particularly where severe topography exists, such as in submicron diameter contact windows and vias. Since sub-0.25  $\mu\text{m}$  feature size integrated circuits will be performance limited by the resistance in the metal interconnects, copper metallization is better than aluminum because of copper's lower resistivity and higher resistance to electromigration.

Given these advantages, semiconductor manufacturers are expending significant efforts to incorporate copper into upper-level metallizations. The use of copper, however, also requires the incorporation of diffusion barriers, adhesion promoters, and passivation layers. Diffusion barriers that are thermally stable, chemically stable, and electrically conductive are needed to isolate copper due to its high atomic mobility. Copper diffuses rapidly in silicon and dielectrics, which strongly degrades semiconductor device performance, and thus materials must be identified that block this diffusion.

Adhesion promoters are needed since copper does not "wet" or bond well to silicon dioxide and other dielectric surfaces,

- 3 -

especially when subjected to thermal cycling. Passivation layers are required to prevent environmental degradation of the etched or chemically/mechanically polished copper surfaces. Substantial efforts have been made to identify barrier layer materials that meet all major requirements, e.g., diffusion barrier, adhesion promoter, passivation barrier, and low electrical resistivity for a low contact/via resistance.

Tantalum, TiN, TiCON, and TiOS have been used for barrier layer materials. Other conventional barrier technologies include amorphous refractory alloys. These diffusion barrier materials have been shown to be effective at very high temperatures. While all of these materials can inhibit the movement of copper, none of them optimize the microstructure of the copper as it is deposited. Thus, the potential for significant enhancements in the performance of the metallization are lost. Barrier materials that produce copper with a very uniform microstructure that includes a strong (100) cubic texture and a large grain size are desirable.

It is the object of the present invention to address the problems inherent in the conventional barrier systems and provide a low resistance barrier material that effectively isolates, adheres to, and passivates copper metal for semiconductor fabrication.

#### SUMMARY OF THE INVENTION

The present invention is a low resistivity refractory metal carbide barrier system that reliably isolates, adheres, and passivates copper surfaces in semiconductor fabrication. This copper metallization barrier layer controls and optimizes the texture and grain size (i.e., microstructure) of copper metallizations and thereby maximizes the performance and reliability of the metallization and overall semiconductor device. Suitable metal carbide barrier layer materials include carbides of transition metals, such as chromium carbide ( $\text{Cr}_3\text{C}_2$ ), vanadium carbide (VC), niobium carbide (NbC), tantalum carbide (TaC), tungsten carbide (WC), and molybdenum carbide (MoC). These materials have either a cubic (NaCl) structure at equilibrium (e.g., VC, NbC, TaC) or a metastable cubic structure (e.g.,  $\text{Cr}_3\text{C}_2$ , MoC, WC) that is formed under non-equilibrium conditions.

These metal carbides are insoluble or have limited solubility in copper in the solid and liquid states (depending on the specific carbide) and are effective diffusion barriers, i.e., these carbides

can block copper diffusion and isolate copper metallizations from the rest of an integrated circuit device. Furthermore, these metal carbides are wetted by copper, which is critical to providing excellent adhesion between copper and materials such as silicon or conventional dielectrics.

One embodiment of the present invention is a multilayer film of metal carbide barrier layers and copper layers, where the metal carbide layers afford microstructural control of the copper layers. For example, one or more barrier layers of chrome carbide ( $\text{Cr}_3\text{C}_2$ ) are deposited on the substrate (e.g., silicon, silicon dioxide) in conjunction with copper metallizations. The thickness of the carbide layers may be as thin as  $200\text{\AA}$  or less. The final, terminating layer of copper of the Cu/ $\text{Cr}_3\text{C}_2$  multilayer may be, and typically is, thicker than the underlying copper layers. The copper and the carbide barrier materials can be deposited by a variety of processes, such as MOCVD, electroless deposition, collimated physical vapor deposition (c-PVD), magnetron sputtering, and electroplating.

The present invention provides a robust, production-worthy, integrated deposition technology for low power, high performance, high reliability copper metallizations with critical dimensions of  $0.25\text{ }\mu\text{m}$  and less. The cubic barrier layer or layers enhance and maintain the (100) crystallographic texture and orientation of the copper metallizations, as well as increase strength, passivation, and thermal stability. The barrier layer also isolates the copper from contamination associated with subsequent processing. Other objects and advantages of the present invention will become apparent from the following description and accompanying drawing.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawing, which is incorporated into and forms part of this disclosure, illustrates an embodiment of the invention and together with the description, serves to explain the principles of the invention.

Figure 1A shows schematically a metal carbide layer at the substrate acting as a barrier layer for copper metallizations.

Figure 1B shows schematically a copper/metal carbide multilayer in which the carbide at the substrate acts as a barrier layer for copper metallizations.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is a barrier layer system for copper metallizations that comprises a refractory metal carbide. The metal carbide has either a cubic (NaCl) structure at equilibrium or a metastable cubic structure. Suitable metal carbides include transition metal carbides such as chromium carbide ( $\text{Cr}_3\text{C}_2$ ), vanadium carbide (VC), niobium carbide (NbC), tantalum carbide (TaC), tungsten carbide (WC), and molybdenum carbide (MoC). The barrier layer system may comprise a single metal carbide layer, or the barrier layers may be deposited alternately with copper layers to form a multilayer. The carbide and copper may be deposited using conventional processes.

The cubic metal carbide layer promotes a face centered cubic (100) texture and orientation in the growth of the copper during its deposition. The carbide barrier layers, particularly in a carbide-copper multilayer, maintain and enhance the (100) crystallographic texture of the copper, thereby increasing the strength, thermal stability, and passivation of the copper metallizations. Furthermore, the barrier layers isolate the majority of the copper from contamination that can occur during subsequent processing steps. The metal carbides are immiscible or have limited solubility (depending on the carbide) in copper in both the solid and liquid states and are effective diffusion barriers. Copper wets (or bonds to) these carbides, which provides excellent adhesion between copper and silicon or standard dielectric materials.

The combination of copper and a suitable cubic carbide (e.g.,  $\text{Cr}_3\text{C}_2$ , VC, TaC, WC, MoC, NbC) is advantageous because of copper's low resistivity, the ability of the metal carbide to wet copper, and the insolubility of copper in the carbides, so no mixing or diffusion occurs between the copper and carbide layers. The metal carbides are stable in thin layers next to copper and have low resistivity. Thus, cubic metal carbides serve as good diffusion barrier materials for copper interconnect structures on integrated circuits.

In addition, these cubic metal carbides are effective barrier layer materials for copper metallizations because they produce very strong cubic textured structure (epitaxy) in the copper that is deposited on the barrier layer. A cubic or textured microstructure yields a better copper metallization because smaller thermal stresses are generated as temperature varies. In particular, cubic or (100) textured copper on

silicon has a smaller value of  $\Delta$  (thermal stress) /  $\Delta$  (temperature) than (111) aluminum on silicon. This lower stress has a significant impact on the amplitude of the thermal stresses that arise during use and high temperature processing steps, which enhances the stability of the microstructure and the performance and reliability of the copper metallizations.

Figures 1A and 1B show embodiments (not to scale) of barrier layers for copper metallizations. Figure 1A shows a simple system, where a single layer 10 of a cubic textured metal carbide is deposited on a substrate 12. A layer 14 of copper, also having cubic texture, is deposited on the barrier layer 10. Figure 1B shows a more complex system, where a Cu/metal carbide multilayer film 16 is deposited on a silicon substrate 18. One example of a multilayer film 16 is approximately 75  $\mu\text{m}$  in total thickness, where the individual copper layers 20 are 270  $\text{\AA}$  thick and the carbide layers 22 are 16  $\text{\AA}$  thick. Cross-sectional TEM micrographs of the multilayers show that the films grow with a large columnar grain boundaries 24 having in-plane copper grain sizes ( $\sim 0.5 \mu\text{m}$ ) that exceed the copper layer thickness by a factor of 20. The topmost copper layer 26 may be the same thickness as (or thinner than) the underlying copper layers 20, but typically the top layer 26 is a thicker metallization line, as illustrated in Figure 1B.

With very sharp cubic texture, (100) planes of each grain are not only aligned parallel to the deposition plane, but their orientation within the plane of deposition is also partially aligned from grain to grain. Such crystallographic texturing and microstructure reduce the thermal stress effects in copper lines, e.g., along the length of the interconnect lines. Such stress reduction minimizes the chance of void formation and sidewall failure during operation, and enhances the stability of the as-deposited microstructure during subsequent processing steps. The reduction in thermal stresses, the increased stability of the microstructure, and the large grain size provided by this invention will result in significant improvements in the performance and the reliability of copper metallizations.

The ability of copper to grow abnormally wide grains on the carbide is attributed, in part, to copper's ability to wet the carbide. This characteristic can also be seen in TEM micrographs, which show smooth, semi-coherent interfaces between the two sputter deposited materials.



The layers are nearly atomically flat and uniform. There may be slight lattice mismatch between the copper and the metal carbide; copper and Cr<sub>3</sub>C<sub>2</sub>, for example, have a mismatch of approximately 4%, creating periodic edge dislocations at the Cu/Cr<sub>3</sub>C<sub>2</sub> interface. TEM micrographs show the texturing of the materials: Cr<sub>3</sub>C<sub>2</sub> is crystalline in its first layering on copper, and copper adopts a cube texture within its first few layers.

Multilayer films of copper/metal carbide, such as Cu/Cr<sub>3</sub>C<sub>2</sub>, have been characterized using x-ray diffraction (XRD), transmission electron microscopy (TEM), differential scanning calorimetry (DSC), and resistivity measurements. The multilayer films are strong and highly conductive. Various Cu/Cr<sub>3</sub>C<sub>2</sub> multilayer films having different thicknesses were deposited by magnetron sputtering from targets of copper and Cr<sub>3</sub>C<sub>2</sub> at powers ranging from 100-500 W. The distance from source to substrate varied from 3.9 inches to 5.3 inches.

Calorimetry measurements have shown that Cr<sub>3</sub>C<sub>2</sub> layers as thin as 16 Å are stable in copper up to 650°C, and thus thicker barrier layers should be stable to even higher temperatures. When a multilayer film such as shown in Figure 1 is heated to 725°C (at 100°C/min or 20°C/min), the 16 Å Cr<sub>3</sub>C<sub>2</sub> layers decompose to form small, oval shaped particles that are uniformly distributed within the original layers in the film. This decomposition of the layers reduces the total interfacial energy of the system. After the particles form, they coarsen with time but no additional exothermic heat is observed on a second scan of the film to 725°C. Thus, the cubic texture of the copper remains stable, i.e., the copper layers have very strong cubic texture both before and after heating, even though the Cr<sub>3</sub>C<sub>2</sub> layers coarsen into particles. In all TEM analyses, no interface reaction or interdiffusion was observed.

The chemical wetting of the metal carbide by copper and the lattice matching between copper and the carbide produce strong adhesion and very uniform interfaces between the two materials. Both factors are important in generating the very strong cubic texture (both normal to and in the plane of the layers) that is observed. Because of the intensity of the texturing, this layered composite can be described as a mosaic single crystal.

To investigate the initiation of texturing, a series of depositions were performed to see what combination of copper and

barrier layer thicknesses produced the most cubic texture in the multilayer films. The degree of (100) cubic texture is estimated by comparing the intensities of the (111) and (100) peaks. The ratio  $I(111)/I(100)$  is cited for symmetric XRD scans. For a random copper film,  $I(111)/I(100)$  is 2/1. Values below this ratio suggest cubic (100) texture, and values above this ratio suggest (111) texture.

For example, a multilayer of over 2100 layers of Cu/Cr<sub>3</sub>C<sub>2</sub> (270 Å/16 Å) produces a low ratio of (111) to (100) peak intensity equal to 0.01, a very strong cubic texture. Multilayers of copper and Cr<sub>3</sub>C<sub>2</sub> with a total thickness of about 1.0 µm (10,000 Å) were also tested. Multilayers having different combinations of numbers of layers and layer thicknesses were made, which showed (111)/(100) intensity ratios ranging from 1/12 (cubic) to 10/1 (111) to 1/1.5 (weak cubic). Multilayers were formed in which the carbide layers clearly cube the copper texture. The essential feature of the carbide layer(s) is that the layer(s) be thick enough (i.e., greater than 10 Å, and typically less than 500 Å, or even 200 Å) so as to form crystals that promote cubic microstructure in the copper. The thickness of the copper layers is typically less than 1000 Å. In multilayer films, the number of layers is also a consideration; too few layers may generate a weakly cubic texture.

To deposit 1.0 µm copper with strong cubic texture, several depositions were performed using different combinations of multilayer undercoats and copper layer thicknesses. The copper films were fabricated both by depositing many thin layers of copper and by using one 10,000 Å layer of copper with different underlayers. Generally, the texture of the single layer copper film followed the texture of the underlayer, and often increased the texture of the substrate. Thus, cubic textured copper is generated by a cubic underlayer, and not generated from a single carbide underlayer that is amorphous.

The degree of texture obtained in a copper layer or Cu/Cr<sub>3</sub>C<sub>2</sub> multilayer varies with thicknesses and numbers of individual layers of copper and metal carbide, and may vary with other processing conditions such as deposition rate and deposition environment. A terminating layer of copper on a Cu/carbide multilayer will generally maintain the texture of the underlying multilayer.

The effectiveness of Cr<sub>3</sub>C<sub>2</sub> barrier layers on silicon substrates was tested by annealing (e.g., 20 minutes at 500°C). Two

definitive results were obtained. First, when copper is in direct contact with silicon, all copper is lost into the wafer. No copper peaks could be obtained after annealing, even for films that initially had a full 1.0  $\mu\text{m}$  of copper as deposited. Second, when  $\text{Cr}_3\text{C}_2$  is in direct contact with the silicon, the copper layers above it do not disappear by diffusing into the silicon. Even 50 Å of  $\text{Cr}_3\text{C}_2$  is enough of a barrier layer to prevent large scale diffusion of copper into silicon.

Electrical resistivities of the Cu/ $\text{Cr}_3\text{C}_2$  composite structure were measured using a four point testing rig. The electrical resistivity of the multilayer is 2.95  $\mu\Omega\text{-cm}$  as deposited, 2.67  $\mu\Omega\text{-cm}$  after heating to 400°C, and 2.29  $\mu\Omega\text{-cm}$  after heating to 725°C. The  $\text{Cr}_3\text{C}_2$  itself has a resistivity of 130-140  $\mu\Omega\text{-cm}$ . These results suggest that the density of crystalline defects is being reduced, which in turn lowers the resistivity of the film.

Thus, metal carbides having a cubic crystal structure can be used as an effective barrier layer for copper metallizations on silicon or dielectric substrates. The foregoing description of preferred embodiments of the invention is presented for purposes of illustration and description and is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The scope of the invention is to be defined by the following claims.

### CLAIMS

1. A semiconductor device having copper metallizations isolated from a substrate, comprising:
  - a substrate; and
  - a barrier layer system, deposited on the substrate, having a cubic or metastable cubic crystal texture and comprising a refractory metal carbide.
2. The semiconductor device as recited in Claim 1, wherein the refractory metal carbide is selected from vanadium carbide (VC), niobium carbide (NbC), tantalum carbide (TaC), chromium carbide (Cr<sub>3</sub>C<sub>2</sub>), tungsten carbide (WC), and molybdenum carbide (MoC).
3. The semiconductor device as recited in Claim 1, wherein the barrier layer system has a thickness less than about one micrometer.
4. The semiconductor device as recited in Claim 1, further comprising a copper layer deposited on the barrier layer.
5. The semiconductor device as recited in Claim 4, wherein the copper layer has a cubic crystal texture.
6. The semiconductor device as recited in Claim 1, wherein the barrier layer system comprises a plurality of alternating layers of the refractory metal carbide and of copper, wherein the first layer deposited directly on the substrate comprises the refractory metal carbide.
7. The semiconductor device as recited in Claim 6, further comprising a top copper layer deposited on the barrier layer system, wherein the top layer of the barrier layer system comprises the refractory metal carbide, and wherein the thickness of the top copper layer is greater than an underlying copper layer.

- 11 -

8. The semiconductor device as recited in Claim 6, wherein each layer of the refractory metal carbide has a thickness less than about 500 Å.

9. The semiconductor device as recited in Claim 6, wherein each layer of the refractory metal carbide has a thickness of less than about 200 Å.

10. The semiconductor device as recited in Claim 6, wherein each layer of the copper has a thickness of less than about 1000 Å.

11. The semiconductor device as recited in Claim 6, wherein the layers of the refractory metal carbide have a thickness that promotes cubic crystal texture in the copper layers.

12. The semiconductor device as recited in Claim 6, wherein the layers of the refractory metal carbide have a thickness less than the thickness of the layers of copper.

13. A method for forming a barrier layer system for copper metallizations on a substrate in a semiconductor device, comprising:  
providing a substrate; and  
depositing a barrier layer system on the substrate, wherein the system has a cubic or metastable cubic texture and comprises a refractory metal carbide.

14. The method as recited in Claim 13, wherein the refractory metal carbide is selected from vanadium carbide (VC), niobium carbide (NbC), tantalum carbide (TaC), chromium carbide (Cr<sub>3</sub>C<sub>2</sub>), tungsten carbide (WC), and molybdenum carbide (MoC).

15. The method as recited in Claim 13, wherein depositing the barrier layer system is carried out by depositing a plurality of alternating layers of the refractory metal carbide and of copper, wherein the first layer deposited directly on the substrate comprises the refractory metal carbide.

16. The method as recited in Claim 15, wherein depositing the barrier layer system is carried out by depositing a top copper layer on the barrier layer system, wherein the final layer of the barrier layer system comprises the refractory metal carbide, and wherein the thickness of the top copper layer is greater than an underlying copper layer.

- 12 -

17. A method for using refractory metal carbide barrier layers to control the texture of copper metallization layers, comprising:  
depositing on a substrate a plurality of alternating layers of a refractory metal carbide and of copper, wherein the alternating layers have a cubic texture, and wherein the first and last layers deposited comprise the metal carbide; and  
depositing a top copper layer on the last deposited layer of metal carbide.

1/1




FIGURE 1A




FIGURE 1B

# INTERNATIONAL SEARCH REPORT

International Application No

PC./US 99/14409

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 6 H01L21/285 H01L23/532		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) IPC 6 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 985 750 A (HOSHINO KAZUHIRO) 15 January 1991 (1991-01-15) claims 1,2,5,7 column 3, line 49 -column 4, line 13	1-5,13, 14
A	---	7-10,12
X	IMAHORI J ET AL: "Diffusion barrier properties of TaC between Si and Cu" THIN SOLID FILMS, vol. 301, no. 1-2, 1 June 1997 (1997-06-01), page 142-148 XP004084014 ISSN: 0040-6090 page 142, right-hand column, line 15 -page 143, left-hand column, line 3 page 144, paragraph 2	1-5,13, 14
A	---	7-12,17
-/--		
<div style="display: flex; justify-content: space-between;"> <span><input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.</span> <span><input checked="" type="checkbox"/> Patent family members are listed in annex.</span> </div>		
<b>* Special categories of cited documents:</b> <div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&amp;" document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search  <div style="text-align: center;">5 November 1999</div>		Date of mailing of the international search report  <div style="text-align: center;">24/11/1999</div>
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer  <div style="text-align: center;">Le Meur, M-A</div>



## INTERNATIONAL SEARCH REPORT

International Application No

PC./US 99/14409

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 09, 31 July 1998 (1998-07-31) & JP 10 098011 A (SHARP CORP), 14 April 1998 (1998-04-14) abstract ---	1,2,13, 14
X	US 5 661 345 A (OKANO HARUO ET AL) 26 August 1997 (1997-08-26) column 10, line 59 -column 12, line 4 column 25, line 20 - line 29 ---	1,2,4
A	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 02, 31 March 1995 (1995-03-31) & JP 06 318591 A (KAWASAKI STEEL CORP), 15 November 1994 (1994-11-15) abstract ---	6,15,17
A	EP 0 260 906 A (FUJITSU LTD) 23 March 1988 (1988-03-23) column 4, line 41 - line 54 column 10, line 29 - line 35 -----	1-3, 7-10,12

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PL./US 99/14409

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 4985750	A	15-01-1991	JP 63073660 A	04-04-1988
			EP 0269211 A	01-06-1988
JP 10098011	A	14-04-1998	NONE	
US 5661345	A	26-08-1997	JP 6140393 A	20-05-1994
			DE 4309542 A	14-10-1994
			KR 9610063 B	25-07-1996
			US 5409862 A	25-04-1995
JP 06318591	A	15-11-1994	NONE	
EP 0260906	A	23-03-1988	JP 1059938 A	07-03-1989
			JP 63073645 A	04-04-1988
			DE 3784605 A	15-04-1993